Please use this identifier to cite or link to this item:
Appears in Collections:Computing Science and Mathematics Conference Papers and Proceedings
Peer Review Status: Refereed
Author(s): Turner, Kenneth J
Argul-Marin, F Javier
Laing, Stephen D
Contact Email:
Title: Concurrent Specification and Timing Analysis of Digital Hardware using SDL (extended version)
Editor(s): Rolim, Jose
Citation: Turner KJ, Argul-Marin FJ & Laing SD (2000) Concurrent Specification and Timing Analysis of Digital Hardware using SDL (extended version) In: Rolim Jose (ed.) Parallel and Distributed Processing, Berlin: Springer Verlag. IPDPS 2000 - International Parallel & Distributed Processing Symposium, 1.5.2000 - 5.5.2000, Cancun, Mexico, pp. 1001-1008.
Issue Date: 2000
Series/Report no.: Lecture Notes in Computer Science, Volume 1800
Conference Name: IPDPS 2000 - International Parallel & Distributed Processing Symposium
Conference Dates: 2000-05-01T00:00:00Z
Conference Location: Cancun, Mexico
Abstract: Digital hardware is treated as a collection of interacting parallel components. This permits the use of a standard formal technique for specification and analysis of circuit designs. The ANISEED method (Analysis In SDL Enhancing Electronic Design) is presented for specifying and analysing timing characteristics of hardware designs using SDL (Specification and Description Language). A signal carries a binary value and an optional time-stamp. Components and circuit designs are instances of block types in library packages. The library contains specifications of typical components in single/multi-bit and untimed/timed forms. Timing may be specified at an abstract, behavioural or structural level. Timing properties are investigated using an SDL simulator or validator. Consistency of temporal and functional aspects may be assessed between designs at different levels of detail. Timing characteristics of a design may also be inferred from validator traces. A variety of examples is used, ranging from a simple gate specification to realistic examples drawn from a standard hardware verification benchmark.
Status: Post-print (author final draft post-refereeing)
Rights: Published by Springer Verlag. The original publication is available at

Files in This Item:
File Description SizeFormat 
conc-hw.pdf137.82 kBAdobe PDFView/Open

This item is protected by original copyright

Items in the Repository are protected by copyright, with all rights reserved, unless otherwise indicated.

If you believe that any material held in STORRE infringes copyright, please contact providing details and we will remove the Work from public display in STORRE and investigate your claim.