Please use this identifier to cite or link to this item: http://hdl.handle.net/1893/618
Appears in Collections:Computing Science and Mathematics Conference Papers and Proceedings
Peer Review Status: Refereed
Authors: He, Ji
Turner, Kenneth J
Contact Email: kjt@cs.stir.ac.uk
Title: Specification and Verification of Synchronous Hardware using LOTOS
Editors: Wu, Jianping
Chanson, Samuel T
Gao, Quiang
Citation: He J & Turner KJ (1999) Specification and Verification of Synchronous Hardware using LOTOS In: Wu Jianping, Chanson Samuel T, Gao Quiang (ed.) Formal Methods for Protocol Engineering and Distributed Systems, Amsterdam: Springer Verlag. FORTE XII /PSTV XIX '99 IFIP TC6/WG 6.1 Joint International Conference on Formal Description Techniques for Distributed Systems and Communication Protocols and Protocol Specification, Testing and Verification, Beijing, China, pp. 295-312.
Issue Date: 1999
Series/Report no.: IFIP International Federation for Information Processing, Vol. 28
Conference Name: FORTE XII /PSTV XIX '99 IFIP TC6/WG 6.1 Joint International Conference on Formal Description Techniques for Distributed Systems and Communication Protocols and Protocol Specification, Testing and Verification
Conference Location: Beijing, China
Abstract: This paper investigates specification and verification of synchronous circuits using DILL (Digital Logic in LOTOS). After an overview of the DILL approach, the paper focuses on the characteristics of synchronous circuits. A more constrained model is presented for specifying digital components and verifying them. Two standard benchmark circuits are specified using this new model, and analysed by the CADP toolset (Cæsar/Aldébaran Development Package).
Type: Conference Paper
Status: Post-print (author final draft post-refereeing)
Rights: Published by Springer Verlag. The original publication is available at www.springer.com
URI: http://hdl.handle.net/1893/618
URL: http://www.springer.com/computer/artificial/book/978-0-7923-8646-9?detailsPage=toc
Affiliation: University of Stirling
Computing Science - CSM Dept

Files in This Item:
File Description SizeFormat 
sync-lot.pdf471.04 kBAdobe PDFView/Open


This item is protected by original copyright



Items in the Repository are protected by copyright, with all rights reserved, unless otherwise indicated.

If you believe that any material held in STORRE infringes copyright, please contact library@stir.ac.uk providing details and we will remove the Work from public display in STORRE and investigate your claim.