|Appears in Collections:||Computing Science and Mathematics Conference Papers and Proceedings|
|Peer Review Status:||Refereed|
|Authors:||Turner, Kenneth J|
|Title:||Formally-Based Design Evaluation (extended version)|
Melham, Thomas F
|Citation:||Turner KJ & He J (2001) Formally-Based Design Evaluation (extended version) In: Margaria Tiziana, Melham Thomas F (ed.) Correct Hardware Design and Verification Methods, Berlin: Springer Verlag. CHARME 2001 - 11th Advanced Research Working Conference on Correct Hardware Design and Verification Methods, pp. 104-109.|
|Series/Report no.:||Lecture Notes in Computer Science,, volume 2144|
|Conference Name:||CHARME 2001 - 11th Advanced Research Working Conference on Correct Hardware Design and Verification Methods|
|Abstract:||This paper investigates specification, verification and test generation for synchronous and asynchronous circuits. The approach is called DILL (Digital Logic in LOTOS). DILL models are discussed for synchronous and asynchronous circuits. Relations for (strong) conformance are defined for verifying a design specification against a high-level specification. An algorithm is also outlined for generating and applying implementation tests based on a specification. Tools have been developed for automated test generation and verification of conformance between an implementation and its specification. The approach is illustrated with various benchmark circuits as case studies.|
|Status:||Post-print (author final draft post-refereeing)|
|Rights:||Published by Springer Verlag. The original publication is available at www.springerlink.com|
This item is protected by original copyright
Items in the Repository are protected by copyright, with all rights reserved, unless otherwise indicated.
If you believe that any material held in STORRE infringes copyright, please contact email@example.com providing details and we will remove the Work from public display in STORRE and investigate your claim.